You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
135 lines
3.0 KiB
135 lines
3.0 KiB
\newglossaryentry{iommu}{
|
|
short={IOMMU},
|
|
name={IOMMU},
|
|
long={Input/Output Memory Management Unit},
|
|
first={Input/Output Memory Management Unit (IOMMU)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{atc}{
|
|
short={ATC},
|
|
name={ATC},
|
|
long={Address Translation Cache},
|
|
first={Address Translation Cache (ATC)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{bar}{
|
|
short={BAR},
|
|
name={BAR},
|
|
long={Base Address Register},
|
|
first={Base Address Register (BAR)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{dsa}{
|
|
short={DSA},
|
|
name={DSA},
|
|
long={Intel Data Streaming Accelerator},
|
|
first={Intel Data Streaming Accelerator (DSA)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{dsa:wq}{
|
|
short={WQ},
|
|
name={WQ},
|
|
long={Work Queue},
|
|
first={Work Queue (WQ)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{dsa:swq}{
|
|
short={SWQ},
|
|
name={SWQ},
|
|
long={Shared Work Queue},
|
|
first={Shared Work Queue (SWQ)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{dsa:dwq}{
|
|
short={DWQ},
|
|
name={DWQ},
|
|
long={Dedicated Work Queue},
|
|
first={Dedicated Work Queue (DWQ)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{pcie-dmr}{
|
|
short={DMR},
|
|
name={DMR},
|
|
long={PCIe Deferrable Memory Write Request},
|
|
first={PCIe Deferrable Memory Write Request (DMR)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{x86:enqcmd}{
|
|
short={ENQCMD},
|
|
name={ENQCMD},
|
|
long={x86 Instruction ENQCMD},
|
|
first={x86 Instruction ENQCMD},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{x86:movdir64b}{
|
|
short={MOVDIR64B},
|
|
name={MOVDIR64B},
|
|
long={x86 Instruction MOVDIR64B},
|
|
first={x86 Instruction MOVDIR64B},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{x86:pasid}{
|
|
short={PASID},
|
|
name={PASID},
|
|
long={Process Address Space ID},
|
|
first={Process Address Space ID (PASID)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{intel:dml}{
|
|
short={Intel DML},
|
|
name={Intel DML},
|
|
long={Intel Data Mover Library},
|
|
first={Intel Data Mover Library (Intel DML)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{numa}{
|
|
short={NUMA},
|
|
name={NUMA},
|
|
long={Non Uniform Memory Architecture},
|
|
first={Non Uniform Memory Architecture (NUMA)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{numa:node}{
|
|
short={Node},
|
|
name={Node},
|
|
long={NUMA-Node},
|
|
first={NUMA-Node (Node)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{hbm}{
|
|
short={HBM},
|
|
name={HBM},
|
|
long={High Bandwidth Memory},
|
|
first={High Bandwidth Memory (HBM)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{dram}{
|
|
short={DDR-SDRAM},
|
|
name={DDR-SDRAM},
|
|
long={Double Data Rate Synchronous Dynamic Random Access Memory},
|
|
first={Double Data Rate Synchronous Dynamic Random Access Memory (DDR-SDRAM)},
|
|
description={... desc ...}
|
|
}
|
|
|
|
\newglossaryentry{qdp}{
|
|
short={QdP},
|
|
name={QdP},
|
|
long={Query-driven Prefetching},
|
|
first={Query-driven Prefetching (QdP)},
|
|
description={... desc ...}
|
|
}
|