This contains my bachelors thesis and associated tex files, code snippets and maybe more.
Topic: Data Movement in Heterogeneous Memories with Intel Data Streaming Accelerator
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
|
|
\begin{tabular}{llll} \toprule Configuration & Speedup & Cache Hitrate & Raw Time \\ \midrule DDR-SDRAM (Baseline) & x1.00 & \textemdash & 131.18 ms \\ HBM (Upper Limit) & x1.41 & \textemdash & 93.09 ms \\ Prefetching & x0.82 & 89.38 \% & 159.72 ms \\ Prefetching, Distributed Columns & x1.23 & 93.20 \% & 106.52 ms \\ \bottomrule \end{tabular}
|