% geben (für irgendetwas müssen die Betreuer ja auch noch da
% geben (für irgendetwas müssen die Betreuer ja auch noch da
% sein).
% sein).
\ldots abstract \ldots
\todo{write the abstract}
\begin{itemize}
\item This bachelor's thesis delves into the evolving landscape of heterogeneous memory systems, marked by advancements in main memory technologies such as Non-Volatile RAM (NVRAM), High Bandwidth Memory (HBM), NUMA, and Remote Memory. These systems, characterized by diverse non-functional memory properties, demand strategic data location choices for optimal performance.
\item Due to size restrictions or other factors, data therefore has to be copied between these different storage tiers. A key challenge arises during data copying, where the CPU is predominantly occupied with waiting for the main memory, hindering parallel computations. In response, Intel introduces the Intel Data Streaming Accelerator (Intel DSA), which offloads data movement operations from the CPU, presenting an avenue for enhanced efficiency in data-intensive applications.
\item The primary goal of this thesis is a comprehensive analysis and characterization of the architecture and performance of Intel DSA, along with the application of the DSA to a domain specific prefetching methodology for accelerating databases in these heterogeneous systems.
% den Rest der Arbeit. Meist braucht man mindestens 4 Seiten dafür, mehr
% den Rest der Arbeit. Meist braucht man mindestens 4 Seiten dafür, mehr
% als 10 Seiten liest keiner.
% als 10 Seiten liest keiner.
\todo{write this chapter}
\begin{itemize}
\item Provide an overview of the challenges posed by Non-Uniform Memory Architectures (NUMA) with diverse non-functional properties, such as varying throughput, in modern hardware design.
\item Introduce the Intel Data Streaming Accelerator (Intel DSA) and its role in optimizing streaming data movement operations for various applications.
\item Explain the concept of Query Driven Prefetching (\gls{qdp}) and its significance in optimizing database performance through intelligent prefetching.
\item Clearly state the main objectives of thesis, emphasizing the analysis and characterization of the Intel DSA architecture, and application of dsa to qdp
\item Outline the primary contributions of the work, including the implementation of a cache within \gls{qdp}, the performance and analysis of microbenchmarks
\item Emphasize the significance of these contributions in addressing the challenges of prefetching in a heterogeneous memory system and providing practical insights for other researchers and developers.
\item Provide an overview of the structure, outlining the main sections and their respective content.
