This contains my bachelors thesis and associated tex files, code snippets and maybe more. Topic: Data Movement in Heterogeneous Memories with Intel Data Streaming Accelerator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Constantin Fürst 15af959232 rewrite the setup section of chapter 2 to contain less but larger (word count) steps 11 months ago
..
bachelor-aufgabe.pdf remove todos and todo page from the tex files, remove test-texcode, add some structure points 12 months ago
design-classdiagram.png add figure visualizing public interface of cachedata and cache to chapter 4 design 11 months ago
design-classdiagram.xml add figure visualizing public interface of cachedata and cache to chapter 4 design 11 months ago
dsa-internal-block-diagram.png add dsa hw and sw block diagrams 12 months ago
dsa-software-architecture.png add dsa hw and sw block diagrams 12 months ago
plot-opt-submitmethod.png start writing chapter 03 11 months ago
sequenzdiagramm-waitoncompletion.png slightly change the sequence diagram for threading scenario 11 months ago
sequenzdiagramm-waitoncompletion.xml slightly change the sequence diagram for threading scenario 11 months ago
structo-benchmark.nsd add source file for the benchmark structure diagramm 11 months ago
structo-benchmark.png start writing chapter 03 11 months ago
structo-cachedata-waitoncompletion.nsd add a first batch of graphics to implementation chapter 11 months ago
structo-cachedata-waitoncompletion.png add a first batch of graphics to implementation chapter 11 months ago
structo-dmlmemcpy.nsd write the section on programming interface of chapter 2 11 months ago
structo-dmlmemcpy.png write the section on programming interface of chapter 2 11 months ago