This contains my bachelors thesis and associated tex files, code snippets and maybe more. Topic: Data Movement in Heterogeneous Memories with Intel Data Streaming Accelerator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Constantin Fürst 24bdccd1e3 rewrite the benchmarker to not allocate the memory regions each iteration but before the test runs, also flush cache each iteration using dml-operation, also set dsa-device using the parameter to submit and not using libnuma assignment 11 months ago
benchmarks rewrite the benchmarker to not allocate the memory regions each iteration but before the test runs, also flush cache each iteration using dml-operation, also set dsa-device using the parameter to submit and not using libnuma assignment 11 months ago
offloading-cacher add flag for early abort in access if no entry is present 11 months ago
qdp_project commit current vampir config 11 months ago
test-project add error print output for dml status code 1 year ago
thesis add date '2023' to cppreference bib entries 11 months ago
.gitignore add project 'offloading cacher' and function declarations for the cacher in its header file 12 months ago
.gitmodules restructure of directory layout 1 year ago
README.md Initial commit 1 year ago

README.md

bachelor-thesis